APPROVAL DRAWING

Surge Components product name SES5VSC70-5 TR (RoHS compliant)

CONTENTS

- 1. FEATURE
- 2. APPLICATION
- 3. ELECTRICAL CHARACTERISTICS
- 4. ABSOLUTE MAXIMUM RATING
- 5. TYPICAL CHARACTERISTICS
- 6. PRODUCT DIMENSION
- 7. PACKING INFORMATION
- 8. APPLICATION NOTE

Customer Acknowledgement

Surge Components, Inc.


Manufacturer Surge Components, Inc.

2009-05-06

95 East Jefryn Blvd Deer Park, NY 11729 (631) 595-1818

1.. FEATURE

- 100 Watts Peak Power per Line(tp=8/20us)
- SC-70-5L package
- Up to four lines of protection
- Monolithic structure
- Working woltage: 5V
- Low clamping voltage
- ESD protection > 25KV
- Low leakage current
- RoHS compliant
- Transient protection for data lines to IEC 61000-4-2(ESD) ± 15KV (air), ± 8KV (contact); IEC 61000-4-4 (EFT) 40A (5/50ns)



2. APPLICATION

- Cellular phones
- MP3 players
- Notebook
- PDAs
- Digital cameras
- Cellular phones station

3. ELECTRICAL CHARACTERISTICS PER LINE@25℃(UNLESS OTHERWISE SPECIFIED) note 1

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units	
Reverse stand-off voltage	V _{RWM}				5	V	
Reverse Breakdown voltage	V _{BR}	I _t =1mA	6			V	
Reverse Leakage Current	I _R	V _{RWM} =5V T=25℃			5	uA	
Clamping Voltage	Vc	I _{PP} =1A T _P =8/20uS			8.8	V	
Clamping voltage	Vc	I _{PP} =10A T _P =8/20uS			10.0	V	
Junction Capacitance	CJ	V _R =0V f=1MHz		60		pF	


• Note 1: Pin 1,3,4,5 to Pin 2

4. ABSOLUTE MAXIMUM RATING @25°C note 1

Rating	Symbol	Value	Units W	
Peak Pulse Power(t _p =8/20µs)	P _{PP}	100		
Forward voltage@1A, 8/20µs	V _F	1.5	V	
Operating Temperature	Tj	-55 to +150	°C	
Storage Temperature	T _{STG}	-55 to +150	°C	


• Note 1: Pin 1,3,4,5 to Pin 2

5.TYPICAL CHARACTERISTICS



95 East Jefryn Blvd Deer Park, NY 11729 (631) 595-1818


HURGE Surge Components, Inc.



95 East Jefryn Blvd Deer Park, NY 11729 (631) 595-1818

4


6. PRODUCT DIMENSION





7. PACKING INFORMATION

Reel Dia	Tape Width	AO	BO	KO	D	E	F	W	PO	P2	Р	Imax
178mm(7")	8mm	2.25±0.10	2.34±0.10	1.22±0.10	1.50±0.10	1.75±0.10	3.50±0.05	8.00±0.30	4.00±0.10	2.00±0.005	4.00±0.005	0.25



User Direction of Feed

8.APPLICATION NOTE


The SES5VSC70-5 is TVS arrays designed to protect I/O or data lines from the damaging effects of ESD or EFT. This product provides both unidirectional and bidirectional protection, with a surage capability of 100 watts Ppp line for an 8/20µs wave shape and ESD protection > 25kv.

Common-mode unidirectional configuration(Figure 1)

The SES5VSC70-5 provides up to 4 lines of protection in a common-mode unidirectional configuration as depicted in Figure 1.

Circuit connectivity is as follows:

- Line 1 is connected to Pin1.
- Line 2 is connected to Pin3.
- Line 3 is connected to Pin4.
- Line 4 is connected to Pin5.
- Pin2 is connected to ground.




Common-mode unidirectional configuration (Figure 2)

The SES5VSC70-5 provides up to 3 lines of protection in a common-mode bidirectional configuration

as depicted in Figure 2.

Circuit connectivity is as follows:

- Line 1 is connected to Pin1.
- Line 2 is connected to Pin3.
- Line 3 is connected to Pin4.
- Line 5 is connected to ground.
- Pin2 is not connected.




Differential-mode bidirectional configuration (Figure 3)

The SES5VSC70-5 provides up to 4 lines of protection in a differential-mode bidirectional configuration as depicted in Figure 3.

Circuit connectivity is as follows:

- Line 1 is connected to Pin1.
- Line 2 is connected to Pin3.
- Line 3 is connected to Pin4.
- Line 4 is connected to Pin5.
- Pin2 is not connected.





Circuit board layout and protection device placement:

Circuit board layout is critical for suppression of ESD transients.

The following guidelines are recommended:

- 1. Place the protection devices as close to the input terminal or connector as possible.
- 2. The path length between the protection device and protected line should be minimized.
- 3. Keep parallel signal pats to a minimum.
- 4. Avoid running protection conductors in parallel with unprotected conductor.
- 5. Minimize all printed-circuit board conductive loops including power and ground loops.
- 6. minimize the length of the transient return path to ground.
- 7. Avoid using shared transient return paths to common ground point.
- 8. Ground planes should be used whenever possible. For multilayer printed-circuit boards, use ground vias